Introduction
Multi-level (ML) storage is becoming an important option to achieve highdensity flash EEPROMs [I] . This is done by storing different amount of charges in the floating gate (FG) to reliably distinguish different levels and treating these levels as different combination of bits. Since large amount of charges need to be stored in FG for ML operation, faster programming is required so that the overall e t i n g speed is not compromised. In addition, this needs to be done without much increase in programming power. Recently, CHannel Initiated Secondary ELectron (CHISEL) injection was shown as an excellent low power and fast programming scheme for NOR flash EEPROMs [2, 3] . The performance, scalability and reliability of CHISEL were demonsbated for bi-level programming [3, 4] . However to the best of our knowledge, very few studies have focused on the feasibility of using CHISEL mechanism for ML programming [5] .
This paper demonstrates the performance and reliability of flash cells under ML CHISEL programming operation. Program transients show excellent self-convergence leading to accurate VT control. Six different bitcell doping schemes were studied and optimized doping is identified based on their program and draindisturb performance. Cycling endurance was studied on the optimized bitcell. Programmed V, levels show very little degradation, program transients retain their self-convergence, prograddisturb margin remains within l i t while only the erased VT level shows some degradation afler l00K cycling. The impact of bitcell scaling on the performance and reliability of ML CHISEL programming is also explored.
Experiments were performed on isolated, fully scaled ( W = 0 . 3~) bitcells made using 0 . 1 8~ technology, having floating gate length (LFG) of 0.2-0.26pn1, tunnel oxide and IPD thickness of 12nm and 2 h respectively. The floating gate to control gate coupling is 0.55 and the cell area is about 0.45p'. Table 1 lists the channel doping, junction depth, natural VT and junction breakdown voltage (Van) of different types of bitcells used in this study. Programming was done at a substrate bias (V,) of -2V with different control gate (VcG) and drain (V,) bias. Uniform channel erase was always done with V c c -20V. VT is defined as VcG required for 5@ drain current (In) at v,=o.xv. Figure 1 shows the ML programming transients of a LFG=0.26pm D3 bitcell at VD=3.7V. Vco was suitably adjusted to get four distinct VT levels (2, 3.5, 5 and 6.5v) with 1.5V margin. It is clearly seen that CHISEL operation offers self-convergent programming leading to excellent VT control, i.e. irrespective of starting VT, programming always saturates to a VT level detmnined by VCC alone. For anay operation, this unique feature will clearly help to obtajn multiple VT levels with minimum use of program verification steps.
Drain disturb originates from hand-to-band tunneling (BBT) and is a serious reliability concern for CHISEL operation [6] . Figure 2 shows the draindishub transients measured at all the four levels corresponding to Fig. 1 . It is clearly seen that 00 level suffers from charge gain while 11 level is prone to charge loss. The intermediate levels are less prone to drain disturb. 
Results and Discussions
L~=0.26pm bitcells. Tp was decreased by increasing V,. It can be clearly seen that CHISEL programming performance improves (TP ~ reduces) for bitcells having higher channel doping and shallower S/D ~ junction [3, 7] . However tlus also increases BBT and drain msturb : [6] . Based on the trade-off between TP and T, (at LFG=0.26pm), we , chose device D3 for further measurements Figure 4 shows the degradation of programmed and erased VT for ! repetitive Fogranderase (PE) o p t i o n between 00 and 11 and 00 and 01 levels. Negligible degradation is observed for programmed ~ VT. This is attributed to the presence of highly populated Electron Energy Distribution (EED) tail during CHISEL programming [4,X].
Erased VT shows some degradation, which is more for P/E operation between 00 and 11 levels compared to that between 00 and 01 levels. Figure 5 shows ML programming transients of a LK=0.26pm D3 bitcell at VD=3.9V taken before and after l00K P/E cycles (between 00 and 1 1 levels). Little degradation is observed in TP and in the selfconverging nature of the programming transients. Figure 6 shows draindisturb transients corresponding to Fig. 5 measured at 00 and 11 levels before and afler cycling. Charge gain disturb increases while charge loss disturb decreases. Effect of PE cycling on drain distwh is explained by the increase in trap-assisted tunneling and reduction in BBT (because of increase in FG potential because of degradation in gate coupling coefficient) [6] .
The scalability of CHISEL based ML programming was explored by studying D5 L p e 0 . 2~ cells. Figure 7 shows the cycling induced degradation of program and erase VT for cycling between 00 and 01 j and 00 and 11 level. As before, degradation is only seen for erase VT with very small degradation in the overall VT window.
i Figure 8 shows ML programming transients of a D5 LFG=0.2pm ; bitcell at VD=3.9V taken before and afier IOOK P E cycles (between 1 00 and 11 levels). In this case the programming was done between ~ the two extreme levels. Once again, little degradation is observed in 1 Tp and in the self-converging nature of the programming transients, which shows the scalability of reliable ML CHISEL programming ;
Conclusion
To summarize, ML programming and its associated reliability are studied in NOR flash EEPROM cells under CHISEL programming operation. Program transients show excellent self-convergence and offer good VT control. Six different types of bitcells having different channel doping and S/D junction depth were studied. Bitcell showing optimized program and drain disturb performance was identified and chosen for cycling. Cycling induced degradation was only seen for the erased VT and not for any of the programmed VT levels. Program I transients retain their self-convergence and prograddisturb margin , remains within limit after cycling. Studies were also performed to 1 demonstrate the scalability of reliable ML programming. Our results clearly show that CHISEL injection mechanism is well suited to ~ handle ML programming. Degradation is seen for erase VT only. 
